



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/648,401	08/27/2003	Seok-Woo Lee	053785-5148	5327

9629 7590 08/03/2004

MORGAN LEWIS & BOCKIUS LLP  
1111 PENNSYLVANIA AVENUE NW  
WASHINGTON, DC 20004

EXAMINER
----------

ISAAC, STANETTA D

ART UNIT	PAPER NUMBER
----------	--------------

2812

DATE MAILED: 08/03/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

# Office Action Summary

Application No.

10/648,401

Applicant(s)

LEE, SEOK-WOO

Examiner

Stanetta D. Isaac

Art Unit

2812

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --  
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

## Status

- 1) ☒ Responsive to communication(s) filed on 27 August 2003.
- 2a) ☐ This action is FINAL. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

## Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-7, 9-22, 24 and 25 is/are rejected.
- 7) ☒ Claim(s) 8 and 23 is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

## Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

## Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received

  
LYNNE A. GURLEY  
PRIMARY PATENT EXAMINER  
TC 2800, AU 2812

## Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)  
Paper No(s)/Mail Date 8/27/03.
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☐ Other: \_\_\_\_\_.

### **DETAILED ACTION**

1. This Office Action is in response to the application filed on 08/27/03. Currently, claims 1-25 are pending.

#### ***Specification***

2. The disclosure is objected to because of the following informalities: On pages 4 and 14, paragraph [0009], line 3 and, paragraph [0038], line 3, respectively, a typographical error exists in that the word “fist” should be spelled “first”. Appropriate correction is required.

#### ***Claim Objections***

3. Claims 5 and 15 are objected to because of the following informalities: In line 2 of both claims, the limitation “PEVCD” should be “PECVD”. For the purpose of examination on the merits, the Examiner has regarded “(PEVCD)” as a typographical error and, has examined the claims as if the limitation reads “(PECVD)”. Appropriate correction is required.

#### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-7, 9-22, 24 and 25 are rejected under 35 U.S.C. 102(b) as being anticipated by Yamazaki et al. US Patent 6,168,980.
6. Yamazaki discloses the semiconductor method as claimed. See figures 1A-7E, and corresponding text, pertaining to claims 1 and 11, where Yamazaki teaches a method for forming a polysilicon thin film transistor, comprising: forming a buffer layer **102** over a substrate **101**;

Art Unit: 2812

depositing an amorphous silicon layer **103** over a substrate; crystallizing the amorphous silicon layer into a polycrystalline silicon layer **103**; (col. 7, lines 33-59; *Note*: that the formation of polycrystalline silicon layer is considered inherent since an amorphous silicon layer exhibits a polycrystalline structure when subjected to elevated temperatures after deposition. See *Stanley Wolf and Richard N. Tauber Vol. I, Second Edition, Silicon Processing for The VLSI ERA*, page 181, under *Properties of Polysilicon Thin Films*); patterning the polycrystalline silicon layer to form a polysilicon active layer **104, 105** for a thin film transistor; depositing silicon oxide over the polysilicon active layer to form a gate insulation layer **106** under a vacuum condition (col. 7, lines 60-67; col. 8, lines 1-10; *Note*: that the deposition of silicon oxide being performed under a vacuum condition is considered to be inherent since Yamazaki teaches, controlling the pressure range from 0.05 to .5 Torr to deposit the silicon oxide in a PECVD or LPCVD process. In an LPCVD or PECVD process the claimed pressure range is considered to be a medium vacuum. See *Stanley Wolf and Richard N. Tauber Vol. I, Silicon Processing for The VLSI ERA*, page 169, under *Low-Pressure Chemical Vapor Deposition Reactors*); applying heat to anneal the gate insulation layer under a vacuum condition (col. 8, lines 31-64); and forming a gate electrode **107, 108** on the annealed gate insulation layer; applying dopants to the polysilicon active layer to form source and drain regions **109-112**; (col. 8, lines 65-68; col. 9 lines 10-34) forming an interlayer insulator **113** to cover the electrode, the gate insulation layer and the source and drain regions; forming source and drain contact holes in the interlayer insulator to expose portions of the source region and the drain region, respectively; (col. 9, lines 35-44) and forming source drain electrodes **114-116**.

7. Pertaining to claims 2 and 12, Yamazaki teaches the method, wherein there is no vacuum break between depositing silicon oxide to form gate insulation layer and applying heat to anneal the gate insulation layer. (col. 12, lines 5-18; *Note*: since there may be no evacuation of the chamber between the steps, there is no vacuum break between the steps.)
8. Pertaining to claims 3 and 13, Yamazaki teaches the method, wherein applying the heat to annealing the gate insulation layer is performed at a temperature ranging from 400 to 600 degrees Celsius. (col. 8, lines 10-64)
9. Pertaining to claims 4 and 14, Yamazaki teaches the method, wherein the vacuum condition for applying the heat to annealing the gate insulation layer is a pressure ranging from 50 to 5000 mTorr. (col. 8, lines 35-36)
10. Pertaining to claims 5 and 15, Yamazaki teaches the method, wherein depositing the silicon oxide includes using a plasma enhanced chemical vapor deposition (PEVCD) method. (col. 7, lines 62-67; *Note*: it is inherent that RF plasma CVD is another terminology for PECVD. See *Stanley Wolf and Richard N. Tauber Vol. I, Silicon Processing for The VLSI ERA*, pages 171-172, under *Plasma Enhanced CVD: Physics, Chemistry, & Reactor Designs*)
11. Pertaining to claims 6 and 16, Yamazaki teaches the method, wherein crystallizing the amorphous silicon layer includes applying heat to the amorphous silicon layer using an excimer laser. (col. 7, lines 32-36)
12. Pertaining to claims 7 and 22, Yamazaki teaches the method, wherein applying heat occurs in the atmosphere of a vacuum chamber including at one of N<sub>2</sub>, H<sub>2</sub>, O<sub>2</sub>, N<sub>2</sub>O, and NO. (col. 8, lines 31-35)

Art Unit: 2812

13. Pertaining to claims 9 and 24, Yamazaki teaches the method, wherein the temperature of annealing the gate insulation layer is higher than the temperature of depositing the silicon oxide.

(col. 7, line 66, col. 8, lines 10-64)

14. Pertaining to claims 10 and 25, Yamazaki teaches the method, wherein there is vacuum break between depositing the silicon oxide to form the gate insulation layer and applying the heat to anneal the gate insulation layer. (col. 8, lines 10-64; *Note*: since the chamber may be

evacuated to a high vacuum, there is a vacuum break between the steps.)

15. Pertaining to claim 17, Yamazaki teaches the method, where the buffer layer includes at least one of silicon oxide ( $\text{SiO}_x$ ) and silicon nitride ( $\text{SiN}_x$ ). (col. 7, lines 23-26)

16. Pertaining to claims 18 and 19, Yamazaki teaches the method, wherein applying dopants includes applying p-type ions that are boron ions. (col. 9, line 32)

17. Pertaining to claims 20 and 21, Yamazaki teaches the method, wherein applying dopants includes applying n-type ions that are phosphorous ions. (col. 9, line 31)

***Allowable Subject Matter***

18. Claims 8 and 23 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

19. The following is a statement of reasons for the indication of allowable subject matter:

Applicant's dependent claims 8 and 23, indicate allowable subject matter over the prior art of record, since, the prior art fails to teach or render obvious the method "wherein, the difference of flat band voltage ( $\Delta V_{fb}$ ) between initial flat band voltage [ $V_{fb}(\text{initial})$ ] and flat band voltage

Art Unit: 2812


after Fowler-Nordheim stress [ $V_{fb}(FNS)$ ] is less than 0.5V after applying the heat to anneal the gate insulation layer.”

20. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Stanetta D. Isaac whose telephone number is 571-272-1671. The examiner can normally be reached on Monday-Friday 9:30am -6:30pm.

21. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, John Niebling can be reached on 571-272-1679. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

22. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Stanetta Isaac  
Patent Examiner  
July 29, 2004

  
**LYNNE A. GURLEY**  
**PRIMARY PATENT EXAMINER**  
**TC 2800, AU 2812**